




Unleash Innovation

Where is semiconductor technology heading? A view from industry and implications on computational nanotechnology research.


Carlos H. Diaz

TSMC R&D


Energy efficiency key for sustainable growth







SRC-SIA Decadal Plan for Semiconductors




Chip and System level Innovation



System Integration Capabilities – TSMC 3DFabric™



3D Interconnect Scaling for Higher Bandwidth






3DIC modeling challenge & opportunities


- Discovering and developing fundamental insights with short TAT on materials & processes enabling sustainable cost-effective system integration growth in density, energy efficiency, performance, and reliability. -→ continuously pushing beyond SOTA
- Heat spreading and heat transfer
 - Film stacks – materials including their synthesis and interfaces
- Heat removal from nanostructures by conduction and/or convection
 - Exploration of materials and fluids, structures, interfaces, ...
- Stress failure prediction and correlations to failure modes
 - Chip level, 3DIC level, and package-level
- Materials and processes for silicon photonics - waveguides, high-efficiency couplers, e-lenses, ...

Transistors – Power supply scaling



- Breakthroughs needed to support decreasing gate-drive headroom
- New transistor structures, channel materials, and contact materials



Transistor structural and integration trends




Transistor Materials and Structural Trends



Monolithic integration: modeling challenges & opportunities

- Predictive modeling for materials deposition or growth and etching processes to form high aspect ratio structures (devices or interconnect elements) with features in and/or out of line-of-sight
- Ditto for area (material)-selective deposition and etching – including surface functionalization chemicals and processes
- Accurate / predictive and fast TAT modeling in FEOL and BEOL
 - structural mechanical integrity through out the processes
 - self-heating and heat dissipation through the film stack from cell-level to die-level
- Stress failure prediction and correlations to failure modes

A modeling case example for precursor absorption: new insights on Si Growth



Reactions	Index	Activation energy or Feasibility ³
$\text{Si}_2\text{H}_6 \rightarrow \text{SiH}_4 + \text{SiH}_2$	R1	~ 2 eV
$\text{Si}_2\text{H}_6 \rightarrow \text{H}_2 + \text{H}_3\text{SiSiH}$	R2	~ 2 eV
$\text{SiH}_2 + \text{SiH}_4 \rightarrow \text{H}_3\text{SiSiH} + \text{H}_2$	R3	Feasible at 740 K
$\text{SiH}_2 + \text{Si}_2\text{H}_6 \rightarrow \text{Si}_3\text{H}_8$	R4	Feasible at 740 K
$\text{Si}_2\text{H}_6 + \text{H}_3\text{SiSiH} \rightarrow \text{Si}_4\text{H}_{10}$	R5	Feasible at 740 K
$\text{SiH}_2 + \text{Si}_3\text{H}_8 \rightarrow \text{Si}_4\text{H}_{10}$	R6	Feasible at 740 K


Ref. L. Li et al., IEDM 2022

¹ J. M. Hartmann, et al., *Thin Solid Films*, 2012, 520, 3185

² D. S. Byeon, et al., *Coating*, 2021, 11, 568

³ K. Yoshida, et al., *J. Phys. Chem. A*, 2006, 110, 4726

Beyond silicon-based channel: low-dimensional materials



- [1] WSe₂, WS₂, MoS₂ from M. Luisier, IEDM 2016
- [2] WSe₂, MoS₂ see also G. Gaddemane et al., IWCN, 2019, Z. Jin et al., and K.W. Kim et al., 2014 PRB, 2019 IWCN
- [3] WSe₂ hole mobility: Prof. Chen/Purdue, Private comm.
- [4] Graphene nano-ribbon from M. Fischetti, J. Physics, 2013
- [5] Carbon Nanotube from X. Zhou, Phys. Rev. Lett., 2005




- [1] P. Hashemi et al., "VLSI Tech. Dig.", 2014.
- [2] Z. Zeng, et al., IEEE TED, 2017.
- [3] L. Li, et al., Nat. Nanotech., 2014.
- [4] F. Xia, et al., Nat. Comm., 2014.
- [5] H. Liu, et al., ACS Nano, 2014.
- [6] D. Xiang, et al., Nat. Comm., 2015.
- [7] Y. Cao, et al., Nano Lett., 2015.
- [8] G. Long, et al., Nano Lett., 2016..
- [9] G. Fiori, et al., Nat. Nanotech, 2014.
- [10] V. Podzorov, et al., Appl. Phys. Lett., 2004.

- [11] H. Fang, et al., Nano Lett., 2012.
- [12] W. Liu, et al., Nano Lett., 2013.
- [13] H. Fang, et al., Nano Lett., 2013.
- [14] W. Liu, et al., ECE Trans, 2013.
- [15] Z. Yao, et al., SISC 2017.
- [16] M. Mleczko, et al., Sci. Adv., 2017.
- [17] F. Gity, et al., Appl. Phys. Lett., 2017.
- [18] J. Wu, et al., Nat. Nanotech., 2017.
- [19] Y. Wang, et al., Nat. Elect., 2018.
- [20] Y. Zhao, et al., Adv. Mater., 2017.

2D TMDs (MX_2) - channel and gate-dielectric materials

- M: a transition metal (W, Mo, ...) and X: a chalcogen element (S, Se, Te)
- Wafer-level transfer-free high-quality channel material synthesis challenging
- Low-resistance contacts also challenging

Single crystal monolayer h-BN as IL gate-dielectric layer




Wafer-scale growth and transfer

2D Channel materials: Graphene nanoribbons


- Progress being made on nanoribbons with defect-free edges

Bottom-up molecular Synthesis

Cai, J., *et al.*, *Nature* 2010




Chen, Y-C., *et al.*, *ACS Nano*, 2013




Molecular synthesis of heterostructures

J. Yin *et al.*, *J. Am. Chem. Soc.* 2022, 144, 16012–16019






1D channel materials: Carbon Nanotubes

- Synthesis of oriented semiconducting CNTs is progressing




Gate dielectrics for low dimensional materials




Contacts for low-dimensional channel materials

- Challenges: Over 20X R_C reduction, thermal stability > 400C, CMOS compatibility



A.-S. Chou et al., VLSI 2020



[1] Tang et al., VLSI Tech. Symp., 2017
 [2] Pitner et al., Nano Letter, 2019



[3] Cao et al., Science, 2015
 [4] A. Franklin, Nat. Nano, 2010

Transistors: modeling challenges and opportunities

- Logic transistors
 - Comprehensive and predictive fundamental transport models that can realistically project on and off-state capabilities of devices having low-dimensional (2D or 1D) channels
 - TMDs, arm-chair graphene nanoribbons, CNTs
 - Ditto for thermally and mechanically stable low-resistance contacts to low-D channels
 - Accurate carrier scattering in scaled devices - still opportunities @ fundamental level
 - Synthesis and processing of non-silicon based channel materials of device-quality
- Transistors for analog, mixed-signal, and other applications
 - Modeling of BEOL-compatible transistors – from materials & processes to transistor-level
 - e.g. GaN n & p-type transistors for CMOS, light sources and detectors for silicon photonics, ...
 - Novel concepts with platform-relevant functionalities


New memory devices and key metrics

- Promising memory devices need to be uncompromising in all critical metrics compared to state of the art scaled solutions



Spin-Transfer-Torque (STT) MRAM

- Benefits: Density compared to embedded SRAM or embedded Flash
- Challenges: Lower power & same speed / SRAM, magnetic immunity, thermal stability




L. Thomas, MSST, 2017

S. Ikeda et al., IEEE IEDM 2014

$$P = A \cdot \frac{V_{c0}^2}{RA} = A \cdot RA \cdot J_{c0}^2$$

Spin-Orbit-Torque MRAM potential


- Low power, high speed, higher R/W margin, and higher endurance versus STT-MRAM
- Challenge: attain benefits with cell-size significantly better than 6T-SRAM
- Type-Y cells remain most promising albeit density benefits lesser versus X or Z



$$P = RI_{c0}^2 = \frac{\rho}{wt} \cdot I_{c0}^2 = \rho \cdot t \cdot J_{c0}^2$$

Type-Y (1, 3, 4)	Type-X (3)	Type-Z (2, 5)
Field-free	Not field-free	Not field-free
$J_c \sim 10 \text{ MA/cm}^2$ (3)	$\sim 40 \text{ MA/cm}^2$ (3)	$\sim 100\sim 300 \text{ MA/cm}^2$



1. S. V. Aradhya et. al. Nano Lett. 2016, 16, 5987–5992. - Cornell
2. M. Cubukcu et al, IEEE ON MAGNETICS, VOL. 54, NO. 4, 2018 - CEA
3. S. Fukami et al, Nat. Nano. 11, 621 (2016) – Tohoku
4. Zhu et. al. Adv. Electron. Mater. 2020, 6, 1901131 - Cornell
5. Kevin Garelo et al. IEDM 2019 - IMEC



SOT-MRAM





- Write path material & interface yielding high injected spin currents into FL are key to low power
- Free-layer and write-channel co-design key to low switching current & magnetic immunity

Interface with high spin current injection efficiency



Ferroelectric Memory – 1/2




- Ferroelectric memories primary benefits include density, low power, and speed.
- Challenges: endurance, retention, leakage and voltage scalability
- Possibilities: MLC capability



$$I_{SLn} = \sum_i G_{n,i} \times V_i$$



Ferroelectric RAM (MFM) – 1/2

- Electrode materials and interface layers along with ferroelectric film quality are all critical to ferroelectric device endurance – innovation opportunities



Cross-bar memory arrays

- Cross-bar arrays have benefits in memory cell area and array-efficiency
- Selector devices with sub nA leakage, on-state current ~1mA, and high speed are key
- Challenges: voltage scalability, thermal stability, variability, drift, endurance, ESH friendly material solutions



Material	V_{TH}	V_H	I_{OFF}	I_{ON}/I_{OFF}	Endurance
SiGeAsTe [9]	2.5V (1μs)	1.2V (1μs)	0.9nA (0.5V)	5.6×10^5	10^{11} (1μs)
CTe [5,6]	0.8V (250ns)	0.36V (DC)	9nA (0.4V)	10^5	10^8 (250ns)
BTe [6,7]	1.3V (1μs)	0.5V (DC)	10nA (0.5V)	$10^4 \sim 10^5$	10^8 (500ns)
SiTe [8]	1.0V (AC)	1.0V (AC)	100nA (0.6V)	10^3	10^8 (150ns)
GeCTe (This work)	1.32V (10μs)	0.62V (10μs)	3nA (0.5V)	10^4	10^{11} (500ns)



Y. S. Chen et al., VLSI, 2021

Memories: modeling challenges & opportunities

- Accurate and fast TAT “tail-bit” and device-to-device variation prediction
 - Enabling design-space exploration including process variability effects
 - Enabling DTCO in terms of PPA, bit error rates, retention, endurance, ...
- Endurance and cycle-to-cycle variation prediction using reliability physics
 - TDDB at MgO layer in an MTJ
 - Fatigue, imprint and SILC effects in an Fe-FET
- Screening of new materials using ab-initio level models:
 - High spin polarization generation and transport in an MTJ
 - High quality interfaces for gate stack in an Fe-FET

Interconnect resistance challenge

- New thinner metal barrier materials continue to key for low-R vias and lines
- Need materials enabling > 2X line & via resistance reduction / Cu




Interconnect: modeling challenges & opportunities

- Predictive and accurate screening of materials for on-chip electrical interconnect
 - Interconnect disruptive in terms of
 - low-resistance and electro-migration capabilities down to sub 10nm physical dimensions
 - via, via-to-line, and line resistances are pervasive critical performance challenges to address
 - Dielectrics disruptive in terms of low-capacitance / effective lower dielectric constants
- Predictive and accurate screening of ensuing interconnect stack in terms of mechanical integrity under mechanical and/or thermal stress – failure mechanisms and failure modes, heat transport.

Building a Functional Virtual Fab from fundamental material properties to system level

- Atomistic simulations: building blocks in predictive TCAD simulations and virtual fab concept



Concluding remarks

- Systems with higher levels of performance, functionality, and density continue to require significant energy-efficiency innovations in logic and 3DIC technologies.
- Predictive, accurate and fast TAT modeling from materials to corresponding device-level or interconnect fabric-level remains critical to efficient technology exploration and development.
- Physical representation completeness and self-consistency remain absolute musts to confidently project the expected benefits and/or tradeoffs of novel device, interconnect, and 3DIC concepts relative SOTA capabilities thus contributing to effective screening of exploratory technology options