Process Simulation in Micro- and Nano-Electronics

Lado Filipovic, Tobias Reiter, Xaver Klemenschits, Sabine Leroch, Robert Stella, Oskar Baumgartner, Andreas Hössinger GTS

Institute for Microelectronics Technische Universität Wien

SILVACO



Federal Ministry Republic of Austria Labour and Economy



IWCN 2023

ıμe

WIEN

Barcelona, Spain

Outline

- Process TCAD for design technology co-optimization (DTCO)
- Combined topography and volume simulations
 - ViennaPS (Process Simulator) framework
 - Ion implant damage during plasma etching
 - By-product redeposition on SiO₂ during Si₃N₄ etching of 3D NAND stacks

Fast structure generation for DTCO

- Compact model for SF₆/O₂ plasma etching
- DTCO study of the circuit-level impact of air spacer fabrication

Multi-scale problems

• Al implantation in SiC with Molecular Dynamics

Introduction – What is DTCO?

• In the TCAD community, we like to think of it as a flow with a feedback loop





Process TCAD – Physical Modeling

Physical simulations using Process TCAD:

- Physically highly accurate
- Can be used to adjust or calibrate processes
- Requires significant time and is computationally expensive
- May require complex mesh conversions for Device TCAD



J. Bobinac et al., Micromachines 14(3), 2023

Surface representation



Process TCAD – ViennaPS Framework

The Vienna Process Simulator (ViennaPS)

- Process (physical) simulation and (geometric) emulation
- Simultaneous surface (ViennaLS) and volume representation (ViennaCS)
- Initial geometry can be drawn or imported (GDSII, VTK, etc.)



Process TCAD – Physical Modeling with ViennaPS



Process TCAD – Physical Modeling with ViennaPS

Level Set for topography simulation – Etching



J. Bobinac et al., Micromachines 14(3), 2023

Process TCAD – Combined Topography and Volume Processes

 Tracking ion implant damage during reactive ion etching combines Monte Carlo ray tracing and Binary Collision Approximation



Ion Damage [a.u.]

8

T. Reiter et al., Solid-State Electronics 192, 2022

Process TCAD – Tracking Ion Implant Damage

 Impact of average ion energies on the thickness of the damaged (non-crystalline) layer compared to experimental data by Eriguchi et al.

K. Eriguchi et al., Japanese Journal of Applied Physics 49, 2010





 Comparison of the computed amorphization profile for high energy ions (50 keV) of an As-implant process to the results obtained by Tian et al.

S. Tian et al., IEEE Transactions on Electron Devices 45(6), 1998



10

J. Jang et al., Proc. Symposium on VLSI Technology, 2009

• By-products deposit on the SiO₂ layers during Si₃N₄ etching in the 3D NAND stack



By-products (red circles) during Si₃N₄ (blue circles) etching

Must consider

- Etching of the Si₃N₄ layer (topography)
- By-product generation at Si₃N₄/etchant interface during etching
- Convective/diffusive transport of by-products (volume)
- Deposition of by-products at etchant/SiO₂ interface (topography)



T. Kim et al., Microelectronics Engineering, 2020

• By-products deposit on the SiO₂ layers during Si₃N₄ etching in the 3D NAND stack



• By-products deposit on the SiO₂ layers during Si₃N₄ etching in the 3D NAND stack



By-product accumulation

Convection-diffusion equation solution & accumulation of by-products

Final accumulated by-product

Process TCAD – Emulation

• In the TCAD community, we like to think of it as a flow with a feedback loop





Process Emulation – Generating a Process-Aware Structure

Process emulation:

- Fast geometric representation
- Can provide a direct link to device TCAD
- Models are empirical and not physical
- Missing link to fabrication parameters

Set of rules to determine the shape of this distribution function based on

- Process parameters (time, directionality, thickness, etc.)
- Geometry (curvature, corners, edges, etc.)



Process Emulation – Generating a Process-Aware Structure

 We use a combination of measurements and physical simulations to design geometric/compact models



16

L. Filipovic et al., SISPAD 2023

Process Emulation – Compact Model for Etching in SF₆/O₂ Plasma

- We use a combination of measurements (bold) and physics-based simulations to design geometric/compact models
- Example: SF_6/O_2 plasma etching using 35 data points
 - Oxygen gas fraction in feed, with respect to SF₆, y_{O_2} (**0.44**, **0.5**, 0.53, **0.56**, 0.58, 0.6, **0.63**)
 - Pressure in the plasma chamber, P (10, 17.5, 25, 32.5, 40)
 - Tested 80 random locations in the 2D space to assess accuracy and speed



Process Emulation – Compact Model for Etching in SF₆/O₂ Plasma

Profile extraction and subsequent generation during compact modeling



- Compact model is ~2k times faster on single core (compared to physical model on 40 cores)
- Average (maximum) error in depth and width-at-half-depth is 2% and 1% (6.2%)

18

L. Filipovic et al., SISPAD 2023

Study of the impact of air spacers at N7

Fin formation
Dummy gate
Sacrificial S/D epi spacer
S/D epi spacer removal
Sacrificial ILD
Replacement HK/MG
SAC/COAG contacts
Air spacer module ——
BEOL

Remove sacrificial ILD
Remove gate and trench silicide caps

Deposit non-conformal dielectric to pinch-off and form the AS

- Deposit new ILD
- \bullet Planarization



- Air spacer (AS) is formed after MOL
- Conforms to self-aligned contact (SAC) and contact over active gate (COAG)



K.Cheng et al., IEEE TED 2020

- Study of the impact of air spacers at N7
- Apply air spacers to transistors in a 5-stage ring oscillator circuit
- Implement a full DTCO flow



20

L. Filipovic et al., SISPAD 2022

- Study of the impact of air spacers at N7
- Apply air spacers to transistors in a 5-stage ring oscillator circuit
- For a "compact model" we need a geometrical description of the air gap inside the spacer
 - POh pinch-off height
 - Bh bottom height
 - AGw air-gap width



- Study of the impact of air spacers at N7
- Apply air spacers to transistors in a 5-stage ring oscillator circuit
- For a "compact model" we need a geometrical description of the air gap inside the spacer
 - POh pinch-off height
 - Bh bottom height
 - AGw air-gap width
- Linear interpolation for sticking coefficient s and conformal SiN thickness t_c
- Air gap shape is represented using a superellipse with n = 4

$$r_x = \frac{AGw}{2}$$
 $r_y = \frac{h_s - POh - Bh}{2}$ $x_0 = r_x + t_c$ $y_0 = r_y + Bh$

L. Filipovic et al., SISPAD 2022

$$= 4$$

$$(x, y) = (x_0, y_0)$$

$$(x, y) = (0, 0)$$

 $\frac{(y - y_0)^4}{r_y^4} + \frac{(x - x_0)^4}{r_x^4} = 1$

(x, y) =

- Study of the impact of air spacers at N7
- Apply air spacers to transistors in a 5-stage ring oscillator circuit



Process TCAD – Multi-Scale Modeling

• In the TCAD community, we like to think of it as a flow with a feedback loop





Multi-Scale Modeling – Molecular Dynamics

- Introducing new materials within DTCO is no easy task
- There is a lack of experimental data, especially compared to silicon
- Atomistic level simulations are imperative







• Simulation of AI implantation in SiC – 10ps between AI atom impingement



28

• Simulation of AI implantation in SiC – 10ps between AI atom impingement



29

• Simulation of AI implantation in SiC – Resulting amorphous clusters



• Temperature has a higher impact at larger implant doses



• Simulation of AI implantation in SiC – Resulting amorphous clusters

 Defects can be interstitials, antisites, and vacancies



Conclusion

- Process simulations have an increasing role in the design of novel micro- and nano-electronic devices and circuits through DTCO
- Process simulation encompasses many types of simulations:
 - Geometry: Topography and/or volume
 - Accuracy: Physics-based models and/or geometric emulation/compact models
 - Time and size scales: From molecular dynamics to continuum
- At the end of the day, trade-offs must be made
- Importance for *useful* models lies in...
 - Predictivity, process-aware geometries for DTCO, introduction of new materials

Simulation of AI implantation in SiC – Resulting amorphous clusters



• Defects can be interstitials, antisites, and vacancies

