





Compact modeling of memristors for neuromorphic circuit simulation

UAB
Universitat Autònoma
de Barcelona

Fernando Aguirre, Jordi Suñé, Enrique Miranda
Universitat Autònoma de Barcelona



- Non-volatile memories
- Neuromorphic circuits
(beyond Von Neumann analog in-memory computing)


- **Full physical models** are required to understand and design devices with the required properties **but** are useless for circuit simulation
- **A compact model** provides a simple description of the device electrical properties with the goal of circuit simulation
- Here we deal with a “physics-inspired” behavioural model

Ions change the shape of the conducting filament and the **memory state**.

STATE EQUATION




λ




Electron injection determines the I-V characteristics.

CURRENT EQUATION


$$I_0 = I_0(\lambda)$$



$$I_0(\lambda) = (I_{0max} - I_{0min})\lambda + I_{0min}$$



$$I_0 = I_0(\lambda)$$






$$I(V_C) = I_0 \sinh[\alpha(V_C - R_S I)]$$

$$\frac{d\lambda}{dt} = \frac{1-\lambda}{\tau_S(\lambda, V_C)} - \frac{\lambda}{\tau_R(\lambda, V_C)}$$

$$\tau_{S,R}(V) = \exp[-\eta_{S,R}(V - V_{S,R})]$$

Differential equation represents a dynamic balance between SET and RESET








- Intermediate states are well-captured
- Potentiation/depression under the application of voltage pulses

- Bipolar, unipolar, complementary and threshold switching
- Combining devices and/or changing switching rules.

S. Petzold et al., *J. Appl. Phys.* **125**, 234503 (2019)






Goal: Extraction of the 10 model parameters to fit experimental I(V) loops



- Convolutional neural network
- Supervised learning from (1000+200) graphical images of the I(V) loops.
- Labeling: iterative simulator-in the loop for systematic extraction of parameters.


Goal: Extraction of the 10 model parameters to fit experimental I(V) loops




- Well-reproduced I(V) loops
- Less than 20 epochs are required for network training
- Significant advantage in extraction time for large number of loops (more than 10^3)

The state (memory) equation can be transformed into an equivalent circuit

$$\frac{d\lambda}{dt} = \frac{1-\lambda}{\tau_S(\lambda, V_C)} - \frac{\lambda}{\tau_R(\lambda, V_C)}$$



- The SPICE motor is used to solve the differential equation
- SPICE simulation at the device and circuit levels




- Weights calculated in MATLAB and mapped into the memristors.
- 16K memristors and 20K MOSFETs (MNIST database)
- Writing the weights and inference phase.




- In the **inference phase**, the state equation does not play any role (λ does not change) \rightarrow QMM
- **Different figures of merit can be studied:** array size, line resistance, power consumption, network latency, variability, stuck@ faults,...
- **Training phase** : the coupling of internal state and current-voltage equations is required \rightarrow DMM

One example:


Impact of line resistance and CPA size

- Images resized from 28x28 px.
- For small CPAs, accuracy increases (small images are blurry)
- For large CPAs, accuracy degrades because of R_W effects.





- Analyze different strategies for the mapping of weights onto the CPA
- Design the best programming protocols for inference accuracy
- Improve programming speed under realistic conditions (R_W)



- **Computational requirements:** simulation time and memory usage.
- Similar results but the DMM provides a **more accurate description.**

- A compact behavioral model has been discussed
 - Differential internal-state memory equation
 - $I(V)$ diode-like equation model inspired in the QPC
- The model can be implemented as an equivalent circuit for SPICE
- Different materials/device structures and different switching modes have been simulated
- A method for the extraction of parameters has been presented
- Simulation of neuromorphic circuits (16K).
- Computational resources comparable to other models with better accuracy

- MEMQuD project from the EMPIR programme of EURAMET. Co-financed by the participating states and the EU Horizon 2020 programme.
- MERCK KGaA in the framework of the “Sustainability Hub” project

Thank you very much!

UAB
Universitat Autònoma
de Barcelona

Jordi Suñé
Dep. Electronics Engineering
Jordi.sune@uab.cat